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Ku-BAND HIGH EFFICIENCY GaAs
MMIC POWER AMPLIFIERS
I. SUMMARY
This interim report covers the first 12 months of a 30-month contract
for the development of Ku-band high efficiency GaAs MMIC power amplifiers.
The objective of this program is to develop high efficiency, high power, high
gain, wide bandwidth monolithic GaAs amplifiers for future NASA space
communications applications. Specifically, three amplifier modules operating
over the 13 to 15 GHz frequency range are to be developed. The first MMIC is
a ! W variable power amplifier (VPA) with high efficiency over a wide range
of output power levels. On-chip digital gain control is to be provided. The
second MMIC is a medium power amplifier (MPA) with an output power goal of i
W (at saturation) and 40% power-added efficiency. The third MMIC is a high
power amlifier (HPA) with 4 W output power goal (at saturation) and 40%
power-added efficiency. The gains are to be equal to or greater than 15 dB
over the design bandwidth. In addition to the baseline GaAs MESFET
amplifiers, amplifiers using advanced hetercstructure devices such as
AIGaAs/GaAs heterojunction MESFETs and AIGaAs/GaAs heterojunction MISFETs are
also to be fabricated and tested.
Discrete single-gate MESFETs were fabricated on MOCVD, MBE, and ion-
implanted wafers for Ku-band optimization. An output power of 0.7 W/mm with
40% efficiency, 0.5 W/mm with 39% efficiency, and 0.36 W/mm with 49%
efficiency has been obtained on MOCVD, MBE, and ion implanted material. Low
value Idss (low pinchoff) devices have demonstrated best efficiencies with
little sacrifice in output power.
A mask set containing one-stage, two-stage, and three-stage amplifiers
(MPA and HPA) was designed and Fabricated. The measured small signal
performance of these amplifiers is extremely close to predicted values. A
single-stage 600 _m amplifier with an efficiencj of 40% and 0.4 W/mm output
power was obtained.
A four-stage dual-gate variable power amplifier was modified to operate
at Ku-band frequencies. An output power of 500 mW with 20 dB gain was
measuredat 17 GHz. A dual gate FET scribed from the amplifier was capable
of an output powerof 0.42 W/mmwith 27%efficiency.
A four-bit digital-to-analog converter was designed and Fabricated.
Sixteen states with a -3 V to +I V swing were obtained.
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If. INTRODUCTION
This interim report covers the first 12 months of a 30-month contract
for the development of Ku-band hiqh efficiency GaAs MMIC power amplifiers.
The objective of this program is to develop high efficiency, high power, high
gain, wide bandwidth monolithic GaAs amplifiers for future NASA space
communications applications. Specifically, three amplifier modules operating
over the 13 to 15 GHz frequency range are to be developed. The first MMIC is
a i W variable power amplifier (VPA) with high efficiency over a wide range
of output power levels. On-chip digital gain control is to be provided. The
second MMIC is a medium power amplifier (MPA) with an output power goal of
i W (at saturation) and 40% power-added efficiency. The third MMIC is a high
power amplifier (HPA) with 4 W output power goal (at saturation) and 40%
power-added efficiency. The gains are to be equal to or greater than 15 dB
over the design bandwidth. In addition to the baseline GaAs MESFET
amplifiers, amplifiers using advanced heterostructure devices such as
AIGaAs/GaAs heterojunction MESFETs and AIGaAs/GaAs heterojunction MISFEls are
also to be fabricated and tested.
The optimization of channel structures of single- and dual-gate FETs is
discussed in Section Ill. At 15 GHz a power-added efficiency as high as 56_
was demonstrated using FETs with gate lengths of 0.25 pm. A 1200 pm gate
width FET has achieved a power density of 0.7 W/mm with 40% efficiency at 15
GHz. The amplifier module development is described in Section IV. A mask
set containing various multistage MMIC amplifiers for the MPA and HPA was
designed and fabricated. Single-stage amplifiers with power-added
efficiencies of up to 40% were demonstrated. Technical achievements during
this report period are summarized in Section V. Plans for the remaining
contract period are given in Section VI.
III. DEVICE OPTIMIZATION
A. Sinqle-Gate FET
Discrete 1200 pm FETs with the source-overlay structure were chosen for
Ku-band FET optimization. These FETs have the source fingers air-bridged
over the gates to via grounding pads. Figure I is a photograph of a 1200 pm
FET. A unit finger width of 60 _m and a source/drain spacing of 3 pm were
used. This is the same type of FET used at higher frequencies (20 GHz).
Material and gate channel structure were the two variables chosen for
optimization to achieve maximum FET performance at Ku-band. A goal of 0.7
W/mm with 50% efficiency from a discrete FET was set to meet the high power
amplifier specifications, and a goal of 0.5 W/mm with 50_ efficiency was set
to meet the medium power amplifier specifications. Material optimization
included investigating MOCVD, MBE, and ion implant material with varying
doping densities. Channel structure optimization included varying the wide
and narrow recesses of the FET channels.
initially, we had difficulties fabricating the double reces_ structure
shown in Figure 2. The etch undercut the resist for the wide recess_ leaving
the recess excessively large. Experiments showed that too large a wide
recess degrades rf performance, and these FETs would generate little power (<
0.2 W/mm).
Two devices, one with high power density (167-24) and one with low power
density (167-23) were characterized by S-parameter measurements over the
Frequency range from I to 26 GHz. The S-parameters were deembedded using the
through-short-delay (TSD) method. The element values of the equivalent
circuit shown in Figure 3 were then fitted to the measured data using the
SUPER-COMPACT program. Tabl_ i shows the values obtained for the equivalent
circuits of the two devices. In general, the fit was excellent ove_" the
frequency range From I to 26 GHz.
(a
(b)
Figure I. _f..M photographs of 1200 pm gate width FET with source overlay
grounding.
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Figure 2. FET channel structure.
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FiguFe 3. FET equivalent circuit model.
Table i. Modeled Element Values cf 1200 lJm_FETs
Parameter
R_ (ohms)
R i (ohms)
cgs (pF)
Cd_ (pF)
Cf (pF)
Device
167-23
Rs (ohms)
0.67
Device
167-24
0.65
0.930.91
1.59 2.03
0.060 G.077
0.020 0.022
98 168gm (mS)
Td (ps) 7.3 " 4.4
1.00 0.96
Rds (ohms)
Cds (pF)
272 136
0.300.17
Rd (ohms) -3 0.98
Ls (nH) 0.015 0.012
L_ (nH) 0.029 0.059
Ld (nH) 0.036 0.075
C_e (pF) 0.031 0.031
Cde (pF) 0.033 0.032
ft (GHz) 9.8 13.4
'L'_& "" ..aa,._.
Figures 4(a)-(c) and 5(a)-(c) compare the measured and modeled S-
parameters of thc two FETs. To plot the modeled and measured S-parameters on
the same graph, the two sets of S-parameters were constructed as unconnected
four-port in the SUPER-COMPACT input file. The port 3 (input) and port 4
(output) are identified as the two-port with the measured S-parameters.
These results indicate that the fixture design and the deembedding scheme
work well in the measured frequency range. Table I shows that the two
devices differ in transconductance (gm), delay time (Td), drain-source
capacitance (Cds), and drain resistance (Rd). It should be noted that device
167-23 needs a negative drain resistance of 3 ohms for the $22 to fit well at
high frequencies. Examination of the stability factors shows that the device
with poor large-signal performance (167-23) has a very strong tendency to
oscillate (with stability factor less than I). The poor power performance is
attributed to a nonoptimum wide recess with a gradual slope. We know from
past experierce that the gate recess shape is critical to obtaining good
output power. From this modeling effor[ we have been able to determine the
effects of process variations on equivalent circuit element values. A
nonoptimum recess coupled with the particular channel doping level and the
active layer thickness under the gate can result in Gunn-ty_ instability,
which will degrade the FET power performance.
The e-beam exposure was adjusted so that no undercutting of the resist
was visible. Figure 6 is SEM photograph of a properly exposed double-recess
channel structure.
Table 2 lists the best performance of 1200 wm FETs fabricated on MBE,
MOCVD, and ion implant wafers. The dopings were approximately 2 x 1017 cm -3,
and the gate length was 0.4 _m. The best performance wa_ obtained from an
MOCVD wafer with AIGaAs buffer. An output power of 0.8 W/mm with 35%
efficiency and 3.B dB gain was achieved. When this device was tuned for
maximum efficiency, it achieved an efficiency of 40% with 5.2 dB gain and
0.72 W/mm power. The MBE and ion implanted wafers had similar efficiencies,
but lower output powers. MOCVD wafers with standard GaAs buffers performed
poorly. Figures 7 through 9 show saturation responses of the MBE and MOCVD
devices.
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Figure 5(b). $21 of Device 167-24.
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Table 2. 1200 ym FET Performance
MBE
2.5 x 1017
MOCVD
(AIGaas)
2.0 x 1017
MOCVD
2.0 x 1017
Implant
Doping
Small Signal Gain 7.3 dB 8 dB 8 dB 10.3 dB
Maximum Power
Efficiency
Gain
0.8 W/ram
35%
3.8 dB
0.72 W/mm
4O%
5.2 dB
0.6 W/mm
29%
3.5 dB
0.5 W/mm
39%
5 dE
0.37 W/mm
15%
3.3 dB
m_Power
Maximum Efficiency
Gain
2.0 x 1017
0.42 W/mm
34%
6.9 dB
0.36 W/mm
49%
6.3 dB
Table 3. 800 pm x 0.25 ym MESFET
Doping
Small Signal Gain
Maximum Power
Efficiency
Gain
3.5 x ]017
7.6 dB
0.38 W/mm
56%
6.9 dB
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Figure 7. 1200 _m MBE FET tuned for maximum power.
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On another program a 0.25 Nm FET with higher doping was tested at K(J-
band. The results are shown in Table 3. An efficiency of 56% was obtained
with 0.38 W/mm. The saturation response is plotted in Figure i0.
The Idss varied considerably across an ion implanted wafer. This
enabled us to correlate rf performance with Idss. The low Idss devices had
pinch-off voltages near 2 V, and the high [dss devices had pinch-off voltages
near 5 V. Table 4 summarizes the performance of discrete 6GO _m and 1200 li_
FETs tuned for maximum power and for maximum efficiency. Maximum power-added
efficiencies have a direct correlation on Idss: the lowe- the current, the
higher the efficiency. The increase in efficiency is at only a small expense
of lower output power. An efficiency of 49% with an output power of 0.36
W/mm was obtained from a 1200 Nm FET, and an efficiency of 40% with an output
power of 0.41 W/mm was obtained from a 600 _m FET at 3ow Idss. Efficiencies
decreased to 30% at high Idss.
MOCVD wafers occasionally had leaky buffers, and the results with AIGaAs
buffers were not reproducible. Since etching vias in wafers with thick
AIGaAs buffers also presented problems, we discontinued work on MOCVD
material. Work is continuing on MBE and ion implant material optimization,
particularly at higher dopings.
B. Dual-Gate FETs
The dual-gate FETs used for this program were initially identical to
those used on the NASA 20 GHz variable power amplifier program (Contract No.
NAS3-22886). These FETs have an integrated second-gate capacitive
termination. However, 300 llm gate width devices showed a resonance behavior
that caused reduced gain at lower Ku-band frequencies.
The dual gate FETs used for the Ku-band Four-stage variable power
amplifier were subsequently modified From the NASA 20 GHz variable power
amplifier design. The source/drain spacing was reduced from 7.5 _m to 5 _im,
and the active area under the gate feed was removed. Figure 11 is a SEM of
the dual gate FET with the two changes. Figure 12 is an enlarged view of the
gate area. The gates are 0.3 _m long.
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The fT of the dual gate FETs improved from I0 GHz to 18 GHz with these
modifications. Figure 13 is a power saturation curve of a discrete 300 pm
dual gate FET. An output power of 0.42 W/mm with an efficiency of 27% was
obtained.
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Figure 13. Power saturation curve of a 300 pm dual-gate FET.
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IV. AMPLIFIER MODULE DEVELOPMENT
A. Sinqle-Gate FET Amplifiers (MPA, HPA)
The medium-power amplifier (MPA) and the high-power amplifier (HPA) are
of a low-pass circuit topology similar to that used in the design of the 2.5
W module (developed under Contract No. NAS3-23781) shifted to the 13 to 15
GHz Frequency range. For the I W MPA, FETs with gate widths of 0.6 mm, 1.2
mm, and 2.4 mm were cascaded; for the HPA, FETs with 1.2 mm, 2.4 mm, and 6.0
mm gate widths were cascaded. To further aid in the development of the
amplifiers, single-stage amplifier circuits were designed around the 0.6 mm
and 1.2 mm FETs, and a two-stage 1.2 mm to 2.4 mm FET amplifier was included
The designs were created utilizing a device model based on measurements of
FETs of similar size produced in the past, and the circuit topology realized
in microstrip on GaAs was modeled using SUPER-COMPACT. Figure 14 shows the
circuit topology of the amplifiers, and Figure 15 shows their predicted
microwave performance.
The three-stage, two-stage, and single-stage amplifiers for the MPA and
HPA have been designed and completed. Figure 16 is a CALMA plot of the mask
layout. The circuits are, starting from the upper left corner in the figure
and proceeding clockwise, the three-stage MPA (0.6 mm - 1.2 mm 2.4 mm); the
single-stage 1.2 mm circuit; the single-stage 0.6 mm circuit; discrete 2.4
mm, 1.2 mm, and 0.6 mm FEls with both 3.5 pm and 5.0 _m source/drain
spacings; the process test bar; the two-stage 1.2 mm - 2.4 mm circuit; and
the three-stage HPA (1.2 mm 2.4 mm - 6.0 mm). The bar size is 370 mils by
3/0 mils. Nine photomask levels are used for this design (mesa,
source/drain, bond pad/inductor, capacitors, nitride etch, air bridge post,
air bridge plate, via, and scribe). The gates are exposed by direct-write e-
beam lithography. Figure 17 shows a photomicrograph of the HPA/MPA circuits
on GaAs.
The First slice of MPAs and HPAs had poor power performance, although
small-signal performance was close to that predicted for the one-, two-, and
three-stage amplifiers measured (Figures 18 through 21). When the gates were
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Figure 15(e). Three-stage 1200 pm - 2400 um - 6000 _im.
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examined under the microscope, the wide recess was found to be
excessive. It had been noted earlier, in device optimization of discrete
FETs, that a poor gate recess can severely limit output power.
The second slice showed a marked improvement over the first slice in
output power and efficiency. This slice had the proper width for the wide
recess. The sing]e-stage 600 _m amplifier had an output power density of 0.4
W/mm and 40% efficiency. The saturation characteristics of this amplifier
are shown in Figure 22. An efficiency of 49% with an output power of 0.36
W/mm was obtained from the single-stage 1200 pm amplifier. The small signal
performance data for the amplifiers were nearly identical to the data for the
First slice (Figure 18 through 21)
Two MBE slices were then processed. The first of these was comparable
to the second slice in gain-frequency response (Figure 23) and power
performance (Figure 24); the second was low in gain and mismatched at small-
signal levels, although power performance was good when the device was
retuned (Figure 25).
The latest two slices processed were ion implanted. Initial indications
are that they are also comparable to the second slice in performance although
they are lower in efficiency. This is possibly due to current levels on the
high end of the range of [dss values for that slice.
B. Dual-Gate FET Amplifiers (VPA)
I. Amplifier Desiqn
Dual-gate FET models obtained from a previous NASA contract (NAS3-
22886) were used for the initial amplifier design. The modeling effort was
continued throughout this report period to aid in device optimization and
amplifier design.
Using a 300 _m dual-gate FET on a VPA amplifier with ion-implanted
material, an equivalent circuit model was derived from the measured S-
parameters using SUPER-COMPACT. Figure 26 shows the equivalent circuit, and
39
[t,_ t
2_[,-, "1' I' 1' 1' I' i"1 I'1' I' 5o
i.-| 7Y, 69mA
m, 40%
23
40
22
35 _
o 21 near gain = 8.
2o _
| / + Pout
19 _-/ A/ --4-- Efficiency 85
V
z8F_ i ' i * I * I * I ' i ' l _ i * l ' 20
10 11 12 13 14 15 16 17 18 19 20
Pin (dBm)
Figure 22. Power performance of a 600 pm single-stan_o amplifier.
4O
VZ
O
14
13--
12--
11--
i0
9
8
7
6
5
4
3
2--
0
12
I I I
i i I I i I
Measured gain
Predicted gain
Return loss
_ // \
-- / \ _
- \
-- /I _ \"\\
\ I
- k I
\ I
\ I
\ I
\ I
, , , I x i , I _,, , I , , , I t'li
2O
15
I0
5
0
-5
-10
-15
-20
13 14 15 16 17
FREQUENCY (GHz)
O
Z
Figure 2]. Gain-frequency response of a single-stage 1200 pm FET amplifier.
41
• L, •
C_
--j
0
@-
E-_
0
3°I
25
20
I i
Ijllilji
Power
Efficiency
Vdrain = 7.0 V
Idrain = 122 mA
i I il  J,i,i, 100
J_ 90
l 8O
7.2 dB 70
.35 W/ram
6O
40 %
50
15 / - 40
/
/
30
10 20
Linear gain
= 8.5dB 10
Co
>-
o
Z
L)
I
O
5 0
0 5 10 15 20 25
INPUT POWER (dBrn)
Figure 24. Gain compression at 14 GHz for 1200 _m single-stage amplifier
biased and tuned for maximum efficiency.
42
_. _r _ •
I,
,._ 20
F_
0
15
o
Power
Efficiency
Vdrai n = 7.0 V
Idram = 101 mA
Linear gain /
= 6.2 dB
4.7 dB
•40 W/mm
22 %
"N
/ \
/
10 0
0 5 10 15 20 25
INPUT POWER (dBm)
Figure 25. Gain compression at 14 GHz for 600 pm single-stage amplifier
biased and tuned for maximum efficiency.
43
• .L. _ ]b_'L -_" •
• .
Gate 2
O !
0.025 nH
Gate 1
O >
14.6 pF ;
L
0.014 pF -3.61.4 )t
! 0"29pF_39mSI l --_O.OSpF
F-,0.009pFI | /l
Drain
, 0
2.8 _ ;
1.7 _ 0.008 pF
0.26pF_29mSt 1 -_- O0 4
__ 1"66_z 12"gPS _ I'_20;_ pF
•-" • 0.01 pF
6.7_
Source
0.027 nH
0.057 pF
Figure 26. Cascode dual-gate FET model.
44
Figure 27 shows the measured and modeled S-parameters. Over the frequency
range from I to 26 GHz, excellent agreement was obtained between the measured
and modeled values. In the model in Figure 26 the second gate was terminated
by a parallel combination of inductance and capacitance. It was found that
the parallel resonant frequency of this termination causes a drastic output
impedance change and a drop in available gain and current gain of the device.
Simulations of different resonant Frequencies (by changing the terminating
capacitance value) verified this theory. For Ku-band operation it is only
necessary to increase the capacitance values (by decreasing the nitride
thickness) to move the resonant frequency below 10 GHz. This modeling
capability of dual-gate FETs will allow us to optimize the device structure
and perform rapid design iterations of MMIC amplifiers.
2. Amplifier Fabrication and Evaluation
Modifications were made with bond wires to a 20 GHz, four-stage
variable power amplifier developed under Contract No. NAS3-22886. Figure 28
shows the gain control characteristics of this amplifier as the second-gate
voltages are varied. A gain of 23 dB was obtained with 0 dBm input. When
the amplifier was tuned for a higher output power, 450 mW with 26 dB gain was
obtained.
The inductor mask level of the four-stage 20 GHz variable power
amplifier was modified to shift the operating frequency band down to 13 t_ 15
GHz. Figure 29 is a CALMA plot of the four-stage amplifier with the modified
indu_tors. The four stages consist of 300 pm, 300 pm, 600 pm, and 1500 _m
dual gate FETs.
Figure 30 is a photograph of the Ku-band variable power amplifier. Its
dimensions are 254 mils x 83 mils. Due to the resonance of tne dual-gate
FETs at lower Ku-band frequencies (see the section on discrete dual-gate
FETs), the four-stage amplifier had lower gain than expected. To improve
amplifier performance, the source/drain spacing of the FET was reduced and
the mesa level modified. To date, one wafer has been processed with these
modifications. Figure 31 _ _s the gain plot of the four-stage VPA. The
amplifier generated 5C0 mW of power with 20 dB of gain. However, the
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Figure 30. Dual-gate variable power amplifier (VPA).
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frequency is high at i7 GHz.
modi f ied.
The interstage matching networks need to be
C. DIA Converter
The D/A converter design shown in Figure 32 was proposed initially. The
voltage drop at node I is I/8 x R, I/4 x R, I/2 x R, and I x R when QI, Q2,
Q3, and Q4, respectively, are turned ON by a high TTL input. Figure 33 shows
the design we used under Contract NAS3-22886. The digital inputs are
connected to the gates of transistors QI to Q4- The sources of these FETs
are as biased at 3 V. Thus, a TTL logical 0 pinches them off, and a logical
I drives them into a forward-biased maximum current mode. The gate widths of
QI to Q4 are scaled by a power of two. The current develops a voltage across
resistor RI so the digital-to-analog conversion can be performed.
Both designs are sensitive to the value of resistors R and R I,
respectively, and to the saturation current of the FE]. The first design has
an advantage when a large number of bits are needed, since the switching FETs
have the same gate width. Above 4 bits, the gate width of the switching FETs
in the second design becomes prohibitive.
Because of its simplicity, we chose the design of Figure 33. The
initial parameters are the resistance RI and the saturation current or QI to
Q4- In this design we will trim RI if necessary. An extra mask level will
be used. To hQve a reproducible saturation current, selective ion implant
will be used for QI to Q7" Gate recess will be used only to fine-adjust the
current.
The digital-to-analog converters fabricated are shown in Figure 34.
Figure 35 shows the output voltage when the input word counts from IILI to
0000. The 16 states allow a voltage between -3 V and +i V to be chosen. (A
larger voltage swing can be obtained by increasing the resistor in the
circuit.) Several circuits were tested from the two wafers fabricated, with
!ittle to no variation. The two wafers were ion-implanted with a peak doping
concentration of 2 x 1017 cm-3.
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V. SUMMARY
Achievements in this
summarized below.
• Single Gate FETs
m
program for the first 12-month period are
0.7 W/mm output power with 40% efficiency for MOCVD with
AIGaAs buffer.
0.5 W/mm output power with 39% efficiency for MBE.
0.36 W/mm output power with 49% efficiency for implant.
Dual Gate FETs
- 0.42 W/mm output power with 27% efficiency for implant.
D/A converter
- Fully functional with -3 V to +I V swing.
VPA
- 500 mW output power with 20 dB gain at 17 GHz.
MPA/HPA
- Single stage, 600 pm amplifier with 0.4 W/mm output power and
40% efficiency.
- One-, two-, and three-stage amplifiers with small signal gain
and frequency as predicted.
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VI. PLANS
Plans for the remaining contract period are summarized below.
• D/A converter
- Increase resistor value to increase output voltage swing.
VPA
Q Reduce frequency of amplifier with interstage modifications.
Optimize power and efficiency of dual-gate FET.
MPA/HPA
- Evaluate higher doped material
- Determine optimum large signal match of amplifiers for maximum
efficiency and power.
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